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ABSTRACT
The C-Band All-Sky Survey (C-BASS) is an all-sky full-polarization survey at a frequency
of 5 GHz, designed to provide data complementary to the all-sky surveys of WMAP and
Planck and future CMB B-mode polarization imaging surveys. We describe the design and
performance of the digital backend used for the northern part of the survey. In particular,
we describe the features that efficiently implement the demodulation and filtering required
to suppress contaminating signals in the time-ordered data, and the capability for real-time
correction of detector non-linearity and receiver balance.
Key words: instrumentation: polarimeters – methods: data analysis – radio continuum: gen-
eral.
1 IN T RO D U C T I O N
The C-Band All-Sky Survey (C-BASS) is an all-sky full-
polarization survey at a frequency of 5 GHz, designed to provide
data complementary to the all-sky surveys of WMAP and Planck
and future cosmic microwave background imaging surveys (Jones
et al. 2018). It uses two single-dish radio telescopes, one in
the northern hemisphere at the Owens Valley Radio Observatory,
California, and one in the southern hemisphere at the South African
Radio Astronomy Observatory site at Klerefontein. Although the
telescopes have different optics, they have matched beams with
full-width at half maximum (FWHM) 45 arcmin. Both telescopes
are equipped with similar dual-polarization receivers that combine
a continuous-comparison radiometer for measuring the Stokes
parameter combinations I + V and I − V with a correlation
polarimeter for measuring Stokes Q and U by cross-correlation
of the two circularly polarized signals. However, the two receivers
differ in the implementation of the radiometer and polarimeter.
The northern receiver (King et al. 2014) uses analogue electronics
to process the 4.5–5.5 GHz radio frequency (RF) signals in a single-
frequency channel, forming linear combinations of the orthogonal
polarization voltages and reference signals using passive microwave
circuits, and ultimately producing analogue outputs whose powers
are detected with Schottky diodes. The newer southern receiver (C.
Copley et al., in preparation), in contrast, samples the voltages using
high-speed digitizers, and all the subsequent signal combination,
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power detection, and integration are done using digital signal
processing.
In this paper we present the design of the digital backend for
the northern receiver, which was operated between 2009 and 2015.
This system provided the sampling, data acquisition, and read-out,
as well as the phase-switching modulation scheme that was essential
for the suppression of systematic effects in the receiver. Section 2
summarizes the design of the northern receiver and the requirements
it places on the backend. Section 3 describes the backend hardware,
and Section 4 describes the custom field-programmable gate array
(FPGA) firmware developed to carry out the demodulation and
integration and pass the data to a data-acquisition computer. We
emphasize the novel filtering and timing algorithms needed to carry
out the processing in the FPGA environment. Section 5 presents the
conclusions.
2 C O N T E X T A N D R E QU I R E M E N T S
2.1 Receiver architecture
The C-BASS North receiver is a continuous-comparison radiometer
combined with a correlation polarimeter (King et al. 2014; Jones
et al. 2018). The radiometer architecture is similar to those of WMAP
(Jarosik et al. 2003) and the Planck Low-Frequency Instrument
(Seiffert et al. 2002). The receiver consists of a cryogenic section
containing the cold RF components, a warm receiver section of
analogue RF components that implements the radiometer and
polarimeter, and a digital backend that is the subject of this paper.
The system estimates the Stokes parameters I, Q, U, V from the
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complex voltages representing right and left circular polarization
EL and ER using (e.g. Hamaker & Bregman 1996; Trippe 2014)
I = 〈ERE∗R〉 + 〈ELE∗L〉 (1)
Q = 〈ERE∗L〉 + 〈ELE∗R〉 (2)
U = −i[〈ERE∗L〉 − 〈ELE∗R〉] (3)
V = 〈ERE∗R〉 − 〈ELE∗L〉 . (4)
Total intensity I is measured relative to a pair of internal reference
loads. Fig. 1 shows the overall system diagram.
The sky signal enters the system through a corrugated feed horn,
and two orthogonal linear polarizations are extracted and converted
to circular polarization EL and ER. A noise diode calibration signal is
injected with equal amplitudes into each of these signal paths. Two
comparison signals from cold loads, ErefR and ErefL, are combined
with the sky signals using two 180◦ hybrids to create the four
combinations ER ± ErefR and EL ± ErefL, which are amplified with
cooled low-noise amplifiers (LNAs) and filtered to remove out-of-
band and in-band interfering signals.
The warm receiver combines these four RF signals to form 12 data
‘channels.’ The power in each channel is measured with a Schottky
square-law detector diode and sampled and digitized in the backend.
The 12 channels are labelled S1 to S12 in Fig. 1; S1, S2, S11, and S12
are the radiometer outputs and S3–S10 are the polarimeter outputs.
In the radiometer part (blue boxes in Fig. 1), the four RF signals
are passed through 180◦ phase switches that modulate the signals
at 1 kHz. A 180◦ hybrid then separates the signals into ER, ErefR,
EL, and ErefL, and the square-law detectors generate voltages that
are nominally proportional to
S+1 = 〈ERE∗R〉, S−1 = 〈ErefRE∗refR〉 (5)
S+2 = 〈ErefRE∗refR〉, S−2 = 〈ERE∗R〉 (6)
S+11 = 〈ELE∗L〉, S−11 = 〈ErefLE∗refL〉 (7)
S+12 = 〈ErefLE∗refL〉, S−12 = 〈ELE∗L〉 (8)
where the + and − superscripts refer to the two states of the phase-
switch cycle. These signals therefore encode the powers in the right
and left circular polarizations, and in the reference signals, measured
through the same analogue signal chains.
In the polarimeter part (red box), the reference load signals are
discarded and the EL and ER voltages are combined in 180◦ and 90◦
hybrids to form EL ± ER and EL ± iER, so the detector voltages are
nominally
S±3 = 〈|EL ± ER|2〉 = I ± Q (9)
S±4 = 〈|EL ∓ ER|2〉 = I ∓ Q (10)
S±5 = 〈|EL ± iER|2〉 = I ∓ U (11)
S±6 = 〈|EL ∓ iER|2〉 = I ± U (12)
These signals comprise the correlation between right and left
circular polarizations, modulated by the phase switch, and terms
proportional to total powers, which are not modulated. Channels
7–10 nominally duplicate channels 3–6 and are not independent,
but the data pass through different hybrids and detectors allowing
for checks on some potential systematic errors.
By taking pairwise differences of the detector voltages, estimates
of the linear-polarization Stokes parameters can now be formed as
follows:
S1 − S2 = I1 ≡ (I + V ) − E2refR (13)
(S3 − S4)± = ±Q1 (14)
(S5 − S6)± = ∓U1 (15)
(S7 − S8)± = ±Q2 (16)
(S9 − S10)± = ±U2 (17)
S11 − S12 = I2 ≡ (I − V ) − E2refL (18)
This is the primary function of the digital backend. Departures of
the receiver from the ideal system summarized here are discussed
in detail by King et al. (2015). In summary, the effect of the phase
switching and differencing is to remove to first order the effects of
gain and phase imbalance in the analogue signal paths.
2.2 Digital backend architecture
The voltages representing the detected powers need to be sampled,
demodulated, filtered, and integrated. This is done using a backend
system based on an FPGA. The intrinsic bandwidth of the astro-
nomical signal is less than 40 Hz, set by the time required for the
telescope to scan across its beam size. The phase-switch modulation
needs to be at significantly higher frequency than this, in order that
the astronomical signal is effectively constant over a single phase-
switch cycle, and in addition the phase-switch frequency has to be
consistent with the data rates and decimation factors in the digital
filtering (see Section 4.4.4). We chose a modulation frequency of
1 kHz, which modulates the astronomical data up to a band centred
on 1 kHz and its odd multiples. The post-detection signal bandwidth,
and hence the digitization sampling rate, are set such that the 1 kHz
square-wave modulation is transmitted at ∼0.1 per cent accuracy.
Each of the 12 channels S1–S12 is anti-alias filtered with a 3 dB
bandwidth of 0.85 MHz, allowing a sampling frequency of 2 MHz
with minimal aliasing.
Following digitization, the signals are corrected for non-linearity
of the detector diodes using look-up tables determined from labo-
ratory measurements of the individual diodes. The signals are then
differenced to produce the required Stokes signals (equations 13–
18), and the 1 kHz phase-switch modulation is demodulated. This
reduces the science signal to baseband while mixing contaminating
signals from, e.g. the 60-Hz power-supply voltage and its harmonics
to higher frequencies. A chain of decimating low-pass filters
follows, reducing the data rate to 100 Hz and applying a 50 Hz
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Figure 1. C-BASS north receiver system diagram. The backend described in this paper is represented by the box at the bottom containing the FPGA. Adapted
from King et al. (2014).
rectangular low-pass filter to the data. All signals away from
this narrow band around the modulation frequencies are heavily
suppressed by the filtering. However, this also means that the
information on the DC levels of the individual detectors is lost.
This information is useful to assess the state of balance of the
receiver, i.e. the absolute power levels of the intensity reference
and the sky brightness, and the relative gains of the branches of
the continuous-comparison polarimeter. We therefore also store the
integrated values of the 12 detector diodes in each of their phase-
switch states over each 10 ms sample – an additional 24 numbers per
sample. These data are referred to as ‘unfiltered’ data, in contrast to
the six ‘filtered’ data values.
Data are transferred to the control computer using a universal
serial bus (USB) link limited to 25 transfers of 512 B per second, or
a transfer rate of 12.5 kB s−1. This is however comfortably enough
bandwidth to handle the integrated data. Given the sample rate of
100 Hz (10 ms samples), we therefore have 125 B available for each
sample to transfer the six science data values (I1, I2, Q1, Q2, U1,
U2), 24 unfiltered samples, plus diagnostics.
The functioning of the receiver can be monitored through di-
agnostic signals, a number of which are available to the backend.
These include the status of the global positioning system (GPS) time
signal and the state of the internal memory. Packaging these signals
with the data time series facilitates monitoring the backend. As an
additional diagnostic mode, it is possible to record short stretches
of raw ADC at the full sample rate of 2 MHz (‘burst mode’), and
send these to the host computer.
3 H A R DWA R E
The hardware used was based on an ADC/FPGA board designed at
the University of Oxford for the LiCAS experiment (Reichold et al.
2006). New DSP firmware in the FPGA was written for C-BASS,
along with modifications to the LiCAS USB interfacing software.
The backend hardware consists of four cards housed in a single
6U-height, 19-inch rack assembly. An attenuator board allows
for incoming signals to be reduced in amplitude to avoid ADC
saturation if necessary. An analogue filter board provides the anti-
aliasing filters and voltage gain to match the signal amplitude to the
dynamic range of the ADCs. This board also converts the signals
from single-ended to differential, in order to drive the differential-
input ADCs. The analogue signals are conducted to the digital
processing card via a backplane, where they are digitized by the
ADCs and sent to the FPGA for processing. The filtered and
integrated signals are retrieved directly from the digital card via
USB. An interface card provides direct access to several FPGA
input and output (I/O) pins, allowing for interfacing to control and
timing signals.
The digital processing card is shown in Fig. 2. This card includes
(A) the 16 parallel ADCs, 12 of which are used, (B) the main
FPGA, (C) the secondary FPGA, (D) 128 MB of synchronous
dynamic random-access memory (SDRAM), and (E) the USB
microcontroller. The card is clocked at 50 MHz, which is generated
by an on-board oscillator. The filtering and integration occur on
the main FPGA. The secondary FPGA acts as an interface to the
SDRAM, itself only used for the occasional collection of raw ADC
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Figure 2. The C-BASS digital processing (ADC/FPGA) card. Labelled
components are (A) the 16 ADCs, (B) the main FPGA, (C) the secondary
FPGA, (D) the SDRAM chips, and (E) the USB microcontroller.
outputs in burst mode. Table 1 lists the important chips and part
numbers.
The ADCs provide 14-bit differential measurements of signals
in the range ±1.25 V, with a maximum sampling rate of 2.78 MS/s
(million samples per second) when clocked at 50 MHz. They use
an external control signal to initiate each conversion, allowing fine
control of the exact sampling rate. Conversion and serial transfer
of a single reading requires 18 clock cycles (setting the maximum
sampling rate). For C-BASS, samples are requested every 25 clock
cycles, giving a sampling rate of 2 MS/s.
The main FPGA is a Xilinx Spartan 3,1 which interfaces to
and controls the ADCs, can communicate with the secondary
FPGA when desired, and sends the processed data products to
the USB microcontroller. It has relatively few resources for an
FPGA: twenty-four 18bit × 18bit multipliers, twenty-four 18 kb
blocks of RAM (which share inputs and outputs with their adjacent
multipliers), and 17 280 equivalent logic cells. However, this is
sufficient to implement the signal-processing operations we require.
A description of the necessary firmware is provided in Section 4.
The SDRAM consists of two identical 64 MB chips, and requires
buffering during reading and writing, provided by the secondary
FPGA. This FPGA is identical to the main FPGA in terms of
resources, but with firmware tuned to this more modest role. The
128 MB of memory is not used in normal operation, but is used to
buffer raw ADC outputs when needed.
Transfer of processed data to the control computer is achieved
via USB. Twenty-five 512-byte packets are sent per second via
USB 2.0 bulk transfers. These packets are assembled on the main
FPGA and sent to the USB microcontroller in 16-bit segments. In the
USB microcontroller, they are reassembled and made available upon
request to the control computer. The number of transfers per second
is limited by the control computer, which is multitasking several
parallel control processes and cannot be relied upon to request
more than 25 transfers per second.
A number of I/O signals interface with the main FPGA through
the digital I/O board. These are the 1 pulse-per-second (1 PPS)
signal provided by a GPS receiver, used for synchronizing the
integrated data products with the antenna pointing and diagnostic
1Xilinx Inc. https://www.xilinx.com
data that are recorded separately by the control system; the six 180◦
phase switches in the analogue receiver; and the on/off switch for
the calibration noise diode.
4 FI R M WA R E
A schematic diagram of the FPGA firmware, including its most
important components, is shown in Fig. 3. All calculations in the
FPGA are handled in two’s complement fixed-point arithmetic.
The FPGA was programmed using VHDL (Very High Speed
Integrated Circuit Hardware Description Language). The chief
firmware components are as follows:
dcm cbass Provides the clocking signals for the entire FPGA,
as well as for the ADCs and the USB microcontroller (see Sec-
tion 4.1).
pps controlContains algorithms for detecting the GPS 1PPS
rising edge in the presence of noise. Provides GPS-synchronized
timing pulses to the data-processing components (see Section 4.2).
register control Manages the variety of firmware regis-
ters used by the FPGA.
noise control Controls the noise diode on/off signal (see
Section 4.3).
acquisition control filt Provides the timing pulses
for ADC triggering, data trimming, and phase switching.
rom walsh Accepts timing pulses from acquisi-
tion control filt to generate the phase switching and de-
modulation signals (see Section 4.3).
convert control Sends acquisition pulses to the ADCs and
receives the serial data therefrom. Provides the parallel, time series
data to the various DSP options (see Section 4.4).
dsp control Filters and integrates the time series data (see
Section 4.4).
cypress control Sends the processed data to the USB
microcontroller.
ext mem prep When a burst of raw ADC data is requested,
prepares the data for temporary storage in SDRAM.
mem control Sends data to the SDRAM when a burst of data
is requested. After the data have been collected, forwards the data
from the SDRAM to cypress control to be sent out via USB.
4.1 Timing
The main FPGA is responsible for coordinating several different
time bases: the backend clock, the USB microcontroller clock, the
ADC sampling rate, the phase switch rate, the integration time-
scale, the USB transfer rate, and the 1 PPS from the GPS. Although
there are several constraints on these time bases, only the backend
clock, the USB clock, and 1PPS time-scales are absolutely fixed.
The time bases were thus chosen to satisfy a number of constraints:
(i) the ADC sampling rate cannot exceed 2.78 MS/s,
(ii) the USB transfer rate cannot exceed 25 bulk transfers per
second,
(iii) there must be an integral number of phase switch periods
per integration,
(iv) the phase switch frequency must be much less than the
analogue video bandwidth, and
(v) the higher frequencies need to be multiples of the lower.
The chosen frequencies and periods for the various time-scales are
summarized in Table 2.
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Table 1. Components of the C-BASS digital backend.
Component Manufacturer Part number Comment
Serial 14-bit ADC Linear technology LTC1403A-1 2 MS/s sampling
Spartan-3 FPGA Xilinx XC3S1000-4 Main and secondary
Synchronous DRAM Micron technology MT48LC32M16A2 Two installed
USB microcontroller Cypress semiconductor CY7C68013A ‘Default’ configuration
Figure 3. Schematic diagram of the primary FPGA firmware. The components are represented as rectangles. Pentagons represent the input and output signals.
Internal signals, and groups thereof, are represented by arrows. The bold lines and components mark the path of continuous data. The dot-dashed line is for
burst (high time-resolution) data.
Table 2. Time bases of the C-BASS digital backend.
Time-scale Family Frequency Period
Backend clock Clock 50 MHz 20 ns
USB clock Clock 25 MHz 40 ns
ADC sampling Clock 2 MHz 500 ns
Modulation Clock 1 kHz 1 ms
Integration 1PPS 100 Hz 10 ms
USB transfer 1PPS 25 Hz 40 ms
GPS 1PPS 1PPS 1 Hz 1 s
Although the FPGA can phase-lock its internal 25 MHz and
50 MHz clocks to the on-board 50 MHz clock (using its Digital
Clock Manager, or DCM), there is no way to phase-lock these
clocks to the 1 PPS. Any variation in the backend clock thus
goes uncorrected. Careful testing showed that the backend clock
frequency is stable to 1 ppm, but with a typical absolute frequency
error of 5 ppm (250 Hz in 50 MHz). The interface between these
backend and GPS clock domains occurs at the integration stage,
where the integration duration becomes locked to the 1 PPS time
base. This means that although the number of ADC samples can
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differ slightly between integrations, there is negligible uncertainty
in the effective integration time.
The FPGA clock is divided into two further clock domains, the
50 MHz main clock and the 25 MHz USB microcontroller clock.
The two are bridged through one of the FPGA’s RAM blocks, with
the necessary configuration provided via a Xilinx-provided drop-in
component. This is discussed further in Section 4.4.
4.2 1 PPS handling
The 1 PPS signal from the GPS is crucial because it allows the
received sky signal to be matched to the antenna pointing and
diagnostic signals. The C-BASS GPS system suffered from strong
60 Hz pickup on the 1 PPS line, which proved difficult to eliminate,
and was strong enough to put significant jitter on to the 1 PPS rising
edge. A multistep algorithm was developed, which robustly detected
the 1 PPS rising edges and took a running mean of the number of
FPGA clock cycles per GPS second through a damping filter. Any
discrepancies between internal timekeeping and the GPS signal
were iteratively resolved, providing a stable time reference, accurate
to 2 μs. This algorithm is contained within the FPGA firmware in
a component called pps control. A schematic illustration of
pps control and its subcomponents can be found in Fig. 4.
pps control has five subcomponents:
pps arrive Awaits the arrival of the next 1 PPS rising edge.
The rising edge is accepted only if the 1 PPS line has been low for at
least 500 clock cycles prior to the rising edge and stays high for at
least 500 clock cycles following the rising edge. If these conditions
are met, then an arrival pulse is sent to pps measure.
pps measureUpon receipt of the arrival pulse, calculates the
length of the previous second (in clock cycles) taking into account
any phase difference between the 1 PPS and internal counter, as
reported bypps measure. The measured second length and phase
are sent to pps calc control for use in predicting the length
of future seconds.
pps calc control Calculates the running mean of the last
thirty-two 1-s lengths to predict the length of the next second in
clock cycles. The predicted second length and corrective phase
shift (which is the measured phase divided by 32 to avoid sudden
discontinuities) is sent to pps count for use during the next
second.
pps countMaintains an internal counter representing the best
guess of the current time between 1 PPS arrivals. The counter counts
up to the predicted second length, modified by the predicted second
phase, as calculated by pps calc control. This counter is used
by pps measure to measure the current second’s length, as well
as to drive several timing pulses for use in the firmware DSP chain.
pps eval Ensures the health of the counter and timing pulses
coming from pps count in comparison to the 1 PPS signal itself.
If all appears to be well, the pps valid flag is raised.
These five components work together in a negative feedback loop
that is robust to noise on the 1 PPS line and quickly damps any errors
resulting from rare failures to detect the 1 PPS rising edge. Indeed,
the system is designed to work using predicted second lengths for 8 s
in the event that no 1 PPS rising edge is detected. This is sufficient
for normal operation.
Thepps validflag is high when all is working well, and is used
by the rest of the firmware to ensure proper timing. The predicted
second lengths are bundled with the astronomical data product and
are saved in the C-BASS data archive. A sample of these is shown
in Fig. 5. It is clear from these time series that the timing varies
over the day, probably because of temperature variations of the
backend hardware. Errors in the detection of the 1 PPS rising edge
occur on 1-s time-scales, but result in timing errors of less than
2 μs and are quickly damped. These errors are small compared with
the integration time and have negligible effect on the astronomical
data.
4.3 Control signals
The digital backend controls the digital signals used by the analogue
receiver. These are the ADC triggers, the noise diode control, and
the six phase-switch modulation signals.
Controlling the ADCs consists of providing them with an FPGA-
synchronized clock, sending an acquisition pulse when data are
desired, and waiting for the serialized data to arrive. These jobs
are handled by the acquisition control filt component,
which is enabled by the adc read register.
The noise diode injects thermal noise into the analogue sky
channels prior to combination with the temperature-controlled
loads. This is an essential component of the calibration strategy, and
is used to measure the gain and balance on time-scales of minutes
and longer. When the noise on register is raised, the signal is
forwarded to the noise diode immediately and the state of the noise
diode is packaged with the backend data products.
There are two phase switches each for the I1, I2, and Q, U
analogue chains (see Fig. 1). Each pair provides four possible phase
switch states: 00, 01, 10, and 11. Although the 00 and 11 states
nominally give the same output, as do 01 and 10, using all four
states cancels out the effects of unequal complex gains in the signal
chains. Each switch is modulated with a square wave, with each
phase-switch pair being displaced by a quarter period. In this way,
the output modulation varies between the four states at the individual
phase-switch frequency, and between the degenerate states at twice
that rate. The default individual phase-switch frequency is 500 Hz,
giving a modulation frequency of 1 kHz. The Q and U modulation
phases are shifted by 180◦ relative to the I1 and I2 modulation phase.
The signals are generated in the backend component rom walsh.
The same functions are used for demodulation, with a hard-coded
delay of 0.98 μs to account for the latency of the data flow through
the system.
4.4 DSP chain
The signal processing is split into two parallel chains, one for
filtered and one for unfiltered data (see Section 2.2). The filtered
chain is designed to give maximal rejection of systematic noise
while preserving the astronomical signal. The unfiltered data allow
some systematic noise to pass, but preserve absolute power level
information.
As described in Section 3, 14-bit data enter the FPGA via
serial transfers from each ADC. The first step in processing the
data is to convert the data from serial to parallel, which is done
in the component convert control. The data then enter the
dsp control component through the data mux, which can
also be switched to provide simulated data instead. The unfiltered
chain splits the data into 24 channels, representing the two phase-
states of each of the 12 analogue inputs, while the filtered chain
pairwise-subtracts and demodulates the data down to 6 channels.
The unfiltered chain then integrates the data directly, while the
filtered chain filters and downsamples the data in four stages, to
achieve the final data rate of 100 Hz. Finally, the outputs of the
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Figure 4. Schematic diagram of the 1 PPS handling component. Internal components are marked by rectangles. Pentagons represent input and output signals.
Internal signals are represented by arrows.
Figure 5. Timing errors in detecting the 1 PPS rising edge. Lower panel are
data from 2012 January 13–19, smoothed over 64 s. Upper panel is zoomed
in, without smoothing.
two chains are packaged together and prepared for USB transfer. A
flowchart of these chains is shown in Fig. 6.
The data precision throughout the DSP chain is limited by the
FPGA resources. More bits for a given data point allow higher
precision, but at the cost of greater resource requirements. The
FPGA’s multipliers and random access memory blocks (BRAM)
operate with 18-bit data; using more than 18 bits thus requires
double the number of multipliers or RAM blocks. At the same
time, truncating the number of bits can introduce round-off noise
(Rabiner & Gold 1975). Care must be taken to ensure that the round-
off noise is less than the intrinsic noise of the data, to ensure that
the final signal-to-noise ratio is not compromised.
4.4.1 Non-linearity correction
The integration and differencing that occur in the filtered data chain
preclude the possibility of doing certain kinds of data corrections
off-line. These must therefore be done in the real-time system.
In particular, any non-linearity effects due to the detector diode
response, as well as any multiplicative corrections required to
correct receiver balance, must be done in real time. The filter
chain allows for these corrections in the filter condition
component, which applies pre-set non-linearity and receiver balance
corrections to the data.
Detector non-linearity is modelled as a quadratic function:
PNL = n1P 2ADC + n2PADC = (n1PADC + n2) PADC, (19)
where PADC is the measured power and PNL the power after
non-linearity correction. These coefficients were measured for the
individual detector diodes in the laboratory. Typical values are a few
times 10−4 for n1 and between 0.95 and 1.05 for n2. An example
curve is shown in Fig. 7. On-sky tests demonstrated that in normal
astronomical observations non-linearity was not detectable, as the
diodes were typically operated at relatively low power levels.
In the case where a non-linearity correction is required, care must
be taken to ensure that the dynamic ranges of the data channels are
preserved. Because the arithmetic is fixed-point rather than floating-
point, poor choice of coefficients can lead to under- or overflow of
significant bits. The 14-bit PADC inputs are made 18-bit via zero-
padding the least significant bits (equivalent to multiplying by 24).
Being two’s complement, the maximum values are then 217 − 24.
The maximum acceptable value of PNL is 217 − 1. The value of
n1 should be maximized to guarantee maximum dynamic range,
but be no greater than 217 − 1. These requirements are satisfied by
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Figure 6. Flowchart of the continuous mode DSP, showing data bit-widths
and rates at various stages.
re-normalizing the non-linearity coefficients via
N1 = 217 x n1 (20)
and
N2 = 24 x n2 (21)
where the multiplicative constant
x = min
[
1
24
217 − 1
n1
(
213 − 1)+ n2 ,
1
217
217 − 1
n1
]
(22)
ensures the conditions above. A single re-normalization factor x
is used across all channels; the optimal value can be found by
calculating x for each detector diode and taking the minimum of
these. Equation (19) is then implemented on the backend as
PNL = 1217
[
N1 ×
(
24PADC
)
217
+ N2
]
× (24PADC) , (23)
where the multiplications denoted by ‘×’ are calculated via multi-
plexing through a single 18 × 18-bit multiplier and truncating the
output to 18 bits.
4.4.2 Receiver balance correction
Total intensity receiver balance is modelled by two parameters, α
and r, the first describing the gain imbalance between the paired,
total-intensity channels, and the second describing the mismatch
between sky and reference load temperatures (King et al. 2015).
Figure 7. Sample non-linearity curve for the detector diode of Channel 1.
A linear response is shown for comparison.
Both of these represent linear operations on the paired channels.
Owing to the limited resources of the FPGA, they were combined
into a single step:
Psky−load =
[
1 + r
α
+(1 − r)
]
PNL,A −
[
1 + r
α
− (1 − r)
]
PNL,B,
(24)
where Psky−load is the balance-corrected difference between sky and
reference load power and PNL, A and PNL, B are the powers measured
from the paired channels (with non-linearity correction optionally
applied).
As with the non-linearity correction, the coefficients need to be
carefully normalized. The constraints are similar to those above,
though in this case it is desired that Psky−load will be 17 bit and so
must be less than 216 − 1. This is guaranteed by using
RA = x
[
1 + r
α
+ (1 − r)
]
(25)
and
RB = x
[
1 + r
α
− (1 − r)
]
(26)
where
x = 2
16
(1 + r)/α + |1 − r| (27)
The backend then applies equation (24) through
Psky−load = 1217
(
RA × PNL,A − RB × PNL,B
) (28)
where, again, the multiplications are multiplexed through a single
multiplier, and truncated to 17 bits.
The α correction acts only as a multiplicative offset if the r
correction is not applied (i.e. r = 1), and the need for an r
correction can be mitigated by carefully matching the sky and
load temperatures using the procedures described in another paper
(Muchovej et al., in preparation). The sky and load temperatures
were balanced for most of the C-BASS survey observations, so no
correction was applied in the backend (i.e. α = 0 and r = 1 were
used).
4.4.3 Demodulation
In the absence of modulation, astronomical signals appear in the
time series at frequencies below 40 Hz. With modulation, the
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astronomical signal is mixed to the phase-switch frequency and
its harmonics. Demodulation brings the astronomical signal back
down below 40 Hz, but it also shifts any low-frequency systematic
noise that enters the data post-modulation up to the modulation
frequency. The systematic noise can then be rejected by low-pass
filtering.
To accomplish the demodulation, the modulating signal that
is generated in the backend is delayed by the hardware latency
(described in Section 4.3) and any firmware latency experienced by
the time-series data up to this point. Thus synchronized, the pairwise
subtracted data have their signs flipped when in modulation state 01
or 10. The six demodulated, 17-bit data are then ready to be filtered.
Demodulation is also performed in the unfiltered chain. In this
case, however, the individual modulation states are preserved and no
pairwise subtraction takes place. Thus the unfiltered chain maintains
24 data channels through to integration.
4.4.4 Filtering and integration
The final data rate of 100 Hz requires frequencies above 50 Hz to
be rejected. A single-stage filter capable of meeting this goal for
2 MHz data would require more resources than were available in
the FPGA, so it was necessary to perform this filtering in four
stages. After each filter, the data are downsampled, allowing for
greater efficiency in multiplier utilization for those filters that
follow.
The filters are all of the finite impulse response (FIR) variety,
meaning that the filtered data are linear combinations of a finite
number of input samples. Three of the filters (the first, third, and
fourth) are simple, decimating, low-pass filters with predefined filter
coefficients. The second filter is a cascaded integrator-comb (CIC)
filter (Hogenauer 1981) with fractional downsampling. The choice
of filters was motivated by the necessary fixed-point precision and
the multiplier and memory resources required by the various types
of filters. A further consideration was aliasing: after each filter and
decimation, it is essential that any frequencies aliased between 0
and 40 Hz be sufficiently attenuated.
The CIC filter had the largest influence on the overall design. The
CIC filter is a highly efficient implementation of a low-pass filter
with decimation, which requires only additions rather than multi-
plications. It has limited scope for defining the filter characteristics
(e.g. roll-off sharpness), but these can be improved by the other FIR
filters in the DSP chain. The fractional downsampling required by
this filter is the interface between the digital backend 50 MHz clock
and the GPS-supplied 1 PPS clock. Time-series data enter this filter
on the former clock, and exit synchronized to the latter. However,
this fractional downsampling relies upon downsampling signals
originating in the pps control component, which requires a
custom design for the filter. Such a filter operates by keeping
a running mean of the data time series, with newer data points
being added and older data points being subtracted. This requires
keeping track of the older data points, which is done through FIFO
memory. A single block of RAM on this FPGA can only hold
1024 18-bit values. BRAM usage is thus optimized by placing
this filter early enough in the chain that 18 bits are sufficient, late
enough that a length of 1000 samples is adequate, and followed
by strong enough filtering that a sharp cut-off at 50 Hz is still
achievable.
The resulting design is that shown in Fig. 6, with the filter proper-
ties listed in Table 3. The filters are characterized by their passband
frequencies fpass, stopband frequencies fout, the passband ripple Apass,
and the stopband attenuation Astop. The input frequencies, filter
orders, decimation rates, and output bitwidths are also listed.
The first filter was designed under the limitations of using a
single multiplier/BRAM pair and providing the CIC filter with 18-
bit inputs. This filter decimates by a factor of 4, has a passband below
40 Hz, and a stopband above 499 960 Hz (with 100 dB of rejection).
This is a rather broad filter, only requiring 15 coefficients. The
output data are at a 500 kHz rate and 18-bit resolution. The CIC
filter follows, with a length of 1000 samples and a decimation
factor of 25. The CIC filter’s frequency response is a sinc function,
which falls off only as 1/ν but has nulls at multiples of 5 kHz. The
choice of decimation rate thus places those frequencies aliased to the
passband at nulls in the CIC response. Further, any periodic artefacts
due to the modulation itself will be nulled as well. As mentioned
above, the downsampling rate is synchronized to the 1 PPS timing
so that the output data have a rate of exactly 20 kHz. The filter
length requires an output precision of 24 bit. For this filter, each
channel requires its own BRAM, and so a total of 6 on the FPGA
are used.
The last two filters decimate by factors of 20 and 10, respectively,
to reach the final data rate of 100 Hz. Achieving the necessary
stopbands at 940 and 60 Hz, with attenuations of 100 and 80 dB, re-
quired filter lengths of 119 and 239, respectively. Output precisions
of 28 bit and 30 bit were used. These filters were achieved on the
FPGA using 3 multipliers plus 4 blocks of RAM for the first, and
3 plus 6 for the second. Altogether, the filter chain used 17 of the
FPGA’s 24 multiplier/BRAM pairs.
As mentioned in Section 4.3, only a small number of modulation
frequencies are compatible with this filter chain. There are two
constraints. First, the modulation period must be divisible by 16
to accommodate the four phase states and the first decimation by
four. Second, the CIC period must be divisible by one quarter of
the modulation period in order to guarantee removal of modula-
tion artefacts. Eight frequencies meet these requirements and are
listed in Table 4. The default was chosen as the lowest of these
in order to minimize attenuation from the detector diode video
bandwidths.
Design and simulation of the full filter chain were performed
using the MATLAB software suite.2 This software allowed for the
easy calculation of filter coefficients given a wide range of desired
filter properties, while allowing for the full filter chain (including
effects of bit precision) to be directly simulated and evaluated.
The full filter frequency response (in modulated frequency space)
is shown in Fig. 8. The modulated sky signal appears at 1 kHz
modulation frequency and its odd harmonics (3, 5, 7,... kHz). Any
spurious signals outside this range are attenuated at greater than
80 dB.
The performance was further evaluated with a second simulation,
shown in Fig. 9. Using an input time series with noise properties
similar to that of the C-BASS receiver and a 60 Hz signal with
an amplitude ∼10 000 greater than normal, the spectrum before
and after each filter was calculated. The rejection of the interfering
signal is dramatic. Effects of intermediate bit-precision between the
individual filters were tested using this simulation, confirming that
the precisions chosen increased the noise of the output time series
by less than 1 per cent.
This excellent frequency-domain response inevitably comes at
the expense of some time-domain correlation. The effective filter
length spans twenty-nine 10 ms samples, so the filtered data are
2The MathWorks, Inc. https://www.mathworks.com
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Table 3. Individual filter details.
Filter Filter fin fpass fstop Apass Astop Order Decimation Output
Number Type [kHz] [Hz] [Hz] [dB] [dB] bitwidth
1 FIR 2 000 40 499 960 10−6 100 14 4 18
2 CIC 500 · · · · · · · · · · · · 1000 25 24
3 FIR 20 40 960 10−4 100 118 20 28
4 FIR 1 40 60 10−4 80 238 10 30
Table 4. Allowable modulation frequencies for
the filter chain.
Switch frequency Modulation frequency
[kHz] [kHz]
0.5 1
1.0 2
2.5 5
5.0 10
12.5 25
25.0 50
62.5 125
125.0 250
Figure 8. Frequency response of the full DSP chain. Modulated frequency
refers to the frequency prior to demodulation. The passbands are centred
upon the modulation frequency and its harmonics, where the sky signal
appears.
autocorrelated across this time-scale. This autocorrelation is a
property of the filter chain and will manifest most strongly as
oscillations preceding and following step functions (such as when
the noise diode is turned on or off). Analytical calculation of the
autocorrelation function is precluded by the fractional downsam-
pling in the CIC filter, so it was calculated numerically instead.
This calculation was performed by injecting white, Gaussian noise
into the simulated filter chain and finding the autocorrelation of the
result. The function is plotted in Fig. 10 and an example of the
effect on a step function in real C-BASS data is shown in Fig. 11. In
C-BASS survey data, the effect is to smear the beam very slightly in
the scan direction. However, the small level of the autocorrelation,
and its rapid decay, means that the actual distortion to the beam in
final science data (when further smoothing is applied to the maps)
is much less than one part in 103.
The unfiltered processing chain uses an integration scheme with
fractional triggering, similar in concept to the CIC filter. In this
case, the idea is to accumulate 104 samples for each of the 24
demodulated channels, with the accumulations being triggered by
the 1 PPS-synchronized counter contained in pps control. The
resulting time series are produced at exactly 100 Hz. An output
precision of 24 bit was chosen, which is less than that from the
filters. Although concern about truncation noise is reasonable, this
precision is constrained by the backend output bandwidth. Because
these data are used for receiver balance monitoring and other
diagnostic tests rather than for science data products, the concession
in output precision is not expected to adversely affect the final C-
BASS data products.
The demodulation of the data into 24 channels leaves these data
susceptible to systematic effects during the switching of modulation
states. The filtered chain is designed to mitigate this problem; this
does not happen in the unfiltered chain. Optional pre-integration
flagging of affected data is allowed instead. A constant number of
data points can be flagged and trimmed following each phase state
transition.
Although the individual integrations are ostensibly independent,
the mismatch between backend and GPS timing implies that a few
integrations per second will overlap by a single 2 MHz data point.
However, the maximum correlation between adjacent integrations
due to this effect is at the 0.01 per cent level and is thus unimportant.
Compared to the filtered chain, the unfiltered integrations are
calculated with a much shorter latency, so the integrated time series
needs to be stored prior to packaging with the filtered data. This
storage requires the use of a single block of RAM. The full DSP
chain therefore uses 75 per cent of the FPGA’s multiplier and RAM
resources.
Fig. 12 shows the power spectra of a short stretch of real C-
BASS data, processed through the filtered and unfiltered chains.
The reduction in aliased 60 Hz pickup at 20 Hz and 40 Hz is clear.
4.5 USB microcontroller
Communication between the digital backend and the control system
computer is provided through the USB microcontroller. This chip
is built around an industry-standard 8051 microprocessor that can
be programmed in the C language. Programming was done using
the Kiel programming environment, which produced a compiled,
hexadecimal file, sent to the microcontroller from the control
computer upon startup of the backend. The microcontroller contains
no non-volatile memory, so this programming file must be sent to
the backend after every power cycle.
The USB firmware was provided by the LiCAS project, with
only superficial modifications needed to accommodate the C-BASS
backend. A new C driver was written to allow control from a UNIX
platform (the LiCAS system being run from the Windows operating
system) and was incorporated into the telescope control system. This
driver worked with the microcontroller firmware to define a number
of low-level control commands. The commands are interpreted by
the microcontroller firmware and sent to the primary FPGA via its
parallel, 8-bit pc and pe inputs.
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Figure 9. Frequency responses for the four filters (1, 2, 3, and 4) to a simulated data stream containing strong 60 Hz contamination. The 60 Hz pickup has
been mixed up to kilohertz frequencies by the demodulation. Grey: data spectrum prior to filter; black: after filter. Filter numbers correspond to the descriptions
in Table 3.
Figure 10. Autocorrelation function of the filter chain, normalized to 1 at
t = 0. Note that t is in units of 10 ms samples.
Figure 11. Effect of the filter autocorrelation function. At sample 0, the
noise diode is switched on. The filter induces ringing around the transition
(black) that is not present in the unfiltered data (grey).
Figure 12. Power spectra of filtered (black) and unfiltered (grey) I1 data
from 2012 January 15. 60 Hz pickup and harmonics appear aliased at 20 Hz
and 40 Hz without filtering.
The USB microcontroller is clocked at 25 MHz, with the clock
signal being provided by the primary FPGA. This different clock
speed represents a second clock domain within the primary FPGA,
which was bridged through a dual-clock FIFO, requiring the use
of two of the FPGA’s blocks of RAM. After crossing this clock
domain interface, the data are sent to the microcontroller via
16 bit of the FPGA’s parallel, 18 bit output usb in. Once the
microcontroller has received all 512 B for a given bulk transfer, the
microcontroller makes those data available to the control system
and begins accepting data for the next bulk transfer.
5 C O N C L U S I O N S
We have described the C-BASS digital backend, which implements
the readout, phase switch control and demodulation, filtering and
integration of the C-BASS radiometer/polarimeter data. It provides
for real-time correction of detector non-linearity and receiver
imbalance, and also provides two parallel data streams: one filtered
and phase-switched to remove out-of-band signals and to cancel
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gain imbalances in the receiver, the other preserving the total
power and gain imbalance information for diagnostic purposes. A
cascaded combination of FIR and CIC filters provides an efficient
implementation of the filtering and integration functions. These
operations are efficiently packed into a relatively small capacity
FPGA, and data transfers to the telescope control system are handled
by a reliable USB interface. The filters suppress 60 Hz mains pickup
by ∼80 dB, while introducing ∼2 per cent correlations between
closely spaced time samples.
The backend was used to process the data for the northern part of
the C-BASS survey, which were recorded from 2009 December until
the receiver was decommissioned in 2015 April (Jones et al. 2018).
Some early results from the northern survey have been presented by
Irfan et al. (2015) and Dickinson et al. (2018), and the full results
will be published in forthcoming papers.
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